Abstract
Introduction
RNS is a non weighted number system which uses the reminder of a number to a collection of positive integers that named module therefore in this system any integer number X can be represented as the vector of its reminders like X =(x 1 ,x 2 ,x n ) while x i denotes X mod m i [1] .
The system will have the largest possible dynamic range if all modulo are relatively pair wise prime. Dynamic range of moduli set is called M and is evaluated as 1:
Since the residues are smaller than the original number X and with carry free nature of RNS, the propagation delay between modulus is completely omitted Therefore RNS lead to speed up arithmetic operations [2] .
But the delay inside of each module almost remains. There are some methods that reduce delay of circuit. The best method which reduces delay time to just one transistor is OHRNS. This circuit has low voltage factor, and possesses a delay that is not depended on the size of operands [3] . MVL uses more than two levels to represent individual signals. This fact generates more benefits such as improved arithmetic speed, reduction in the chip area, reduction in the interconnection hardware, and increased chip packing densities [4] [5] [6] .
In [3] an OHRNS circuit has been introduced which has the problem of revert flow. In this paper the existing problem has been solved by separating carry and sum circuits; however, the new introduced design keeps the benefits of previous circuit.
The rest of paper is organized as follows. In section 2 and 3 we introduce the Multiple Valued logic and One-Hot RNS respectively. The previous adder circuit for OHRNS is presented in section 4. In Section 5 the proposed adder circuit is introduced which solves the problem of previous scheme. Section 6 makes comparison and section 7 is conclusion. 
Multiple Valued Logic
Traditional number system was based on binary representation but another kind of systems occurred that offers more than two values. Such number System is called MVL [7, 8] . Each location in MVL can store much more information than a binary logic component, thus with same number of locations we have much more dynamic rang [3] .
The position value of each location has been represented in Figure 1 .
ONE-HOT RNS
OHRNS is a system that operates according to representing the individual residues in a One-Hot encoded manner, therefore creating more speed for operations on each module [9, 10] .
In such system only one single line corresponding to the digit value is active at any time. Thus to represent the i th , residue digit x i , i th line should be activated. In OHRNS adder, operation of addition can be easily performed by cyclic shifts. Two factors named input1 and input2 exist. The OHRNS modular adder can be implemented by barrel shifter [3] .
Using Previous OHRNS Adder Circuit
The designed circuit in [3] demonstrates some significant improvements in terms of the number of used transistors and the corresponding chip area. This circuit is designed as shown in Figure 2 . Figure 2 . Symbol of Adder.
Proposed Adder Circuit
Potentially, the designed circuit applying Figure 2 hardware can experiment the inverse flow problem. To solve this problem, the carry and sum paths should be separated. Therefore the new circuit can be designed as shown in Figure 3 . The structure of OHRNS Carry circuit is shown in Figure 4 . 
Comparison
In this section a comparison between conventional OHRNS Adder, proposed Adder in [3] and novel Adder which is presented.
Conventional OHRNS Adder: Number of transistors: r 
